refactor(adapter-riscv): restructure into hw/, mmu/, trap/ modules with board constants
Add Priority::DEFAULT and TimeSlice::DEFAULT to types crate. All QEMU virt addresses consolidated in board.rs. Structure mirrors future adapter-arm/ layout.
This commit is contained in:
8
crates/adapter-riscv/src/board.rs
Normal file
8
crates/adapter-riscv/src/board.rs
Normal file
@@ -0,0 +1,8 @@
|
||||
pub const RAM_BASE: usize = 0x80000000;
|
||||
pub const RAM_SIZE: usize = 128 * 1024 * 1024;
|
||||
pub const UART_BASE: usize = 0x10000000;
|
||||
pub const PLIC_BASE: usize = 0x0C000000;
|
||||
pub const CLINT_BASE: usize = 0x02000000;
|
||||
pub const USER_POOL_BASE: usize = 0x84000000;
|
||||
pub const USER_POOL_PAGES: usize = 256;
|
||||
pub const TICK_INTERVAL: u64 = 10_000_000;
|
||||
Reference in New Issue
Block a user